Computers and Technology, 07.04.2020 02:53 rileychas4114

Consider a processor and a program that would have an IPC of 1 with a perfect 1-cycle L1 cache (All accesses are hit). Assume that each additional cycle for cache/memory access causes program execution time to increase by one cycle and 50% of instructions are loads/stores and the L1-Instruction cache hit rate is 100%. Assume the following MPK MIs(Miss Per Kilo Memory Instruction) and latencies for the following caches:

• L1:32 KB: 1-cycle: 80 MPKMI
• L2: 256 KB: 10-cycle: 50 MPKMI
• L3:2 MB: 30-cycle: 20 MPKMI
• L4:32 MB: 100-cycle: 5 MPKMI.
• Memory: 250-cycles

Estimate the CPI for the following cache configurations:

a. L1-L2-L3-L4
b. L1-L2-L3
c. L2-L3-L4
d. L1-L2-L4

Answers: 2

Show answers

Other questions on the subject: Computers and Technology

Computers and Technology, 22.06.2019 10:30, icantspeakengles

Aconstruction company is creating a powerpoint presentation describing how they calculate costs during each construction step. they plan to email this presentation to clients. the individual clients will be watching the presentation slide show on their own personal computers. what is the most important formatting step the company should take to make the text readable and pleasing to the eye?

Answers: 2

continue

Computers and Technology, 22.06.2019 23:00, cchotshot

Is an attack that relies on guessing the isns of tcp packets

Answers: 2

continue

Computers and Technology, 23.06.2019 09:00, Riddledjam44623

Before you record your own voice, you should a. record other people's voices b. warm up and practice difficult names c. listen to your favorite songs d. read a transcript of a good radio news segment

Answers: 1

continue

Computers and Technology, 23.06.2019 17:00, evanwall91

What does the faves button do? a. users mark a web page as a favorite b. leads other readers to favor a specific page c. readers sort and align their favicons, or favorite icons d. leads users to a message board where they can post questions

Answers: 1

continue

You know the right answer?

Consider a processor and a program that would have an IPC of 1 with a perfect 1-cycle L1 cache (All...